IC前端设计工具
发布时间:2008/6/5 0:00:00 访问次数:919
(1)代码输入:
语言输入: summit visualhdl summit
renior mentor
图形输入: composer candence
viewlogic viewdraw
(2)电路仿真:数字电路仿真
verilog:
vcs synopsys
verilog—xl candence
modle-sim mentor
vhdl:
vss synopsys
nc—vhdl candence
modle-sim mentor
模拟电路仿真
hsipce synopsys
spectre simulator ,pspice cadence
smartspice silvaco
(3)逻辑综合:
dc expert synopsys
buildergates cadence
blaster rtl magama
synplify pro synplify
语言输入: summit visualhdl summit
renior mentor
图形输入: composer candence
viewlogic viewdraw
(2)电路仿真:数字电路仿真
verilog:
vcs synopsys
verilog—xl candence
modle-sim mentor
vhdl:
vss synopsys
nc—vhdl candence
modle-sim mentor
模拟电路仿真
hsipce synopsys
spectre simulator ,pspice cadence
smartspice silvaco
(3)逻辑综合:
dc expert synopsys
buildergates cadence
blaster rtl magama
synplify pro synplify
(1)代码输入:
语言输入: summit visualhdl summit
renior mentor
图形输入: composer candence
viewlogic viewdraw
(2)电路仿真:数字电路仿真
verilog:
vcs synopsys
verilog—xl candence
modle-sim mentor
vhdl:
vss synopsys
nc—vhdl candence
modle-sim mentor
模拟电路仿真
hsipce synopsys
spectre simulator ,pspice cadence
smartspice silvaco
(3)逻辑综合:
dc expert synopsys
buildergates cadence
blaster rtl magama
synplify pro synplify
语言输入: summit visualhdl summit
renior mentor
图形输入: composer candence
viewlogic viewdraw
(2)电路仿真:数字电路仿真
verilog:
vcs synopsys
verilog—xl candence
modle-sim mentor
vhdl:
vss synopsys
nc—vhdl candence
modle-sim mentor
模拟电路仿真
hsipce synopsys
spectre simulator ,pspice cadence
smartspice silvaco
(3)逻辑综合:
dc expert synopsys
buildergates cadence
blaster rtl magama
synplify pro synplify
上一篇:Synopsys工具介绍(一)
上一篇:编码风格 --- 注释