威盛电子股份有限公司
初步VT6516数据表
T
干练
C
ONTENTS
T
干练
C
ONTENTS
................................................................................................................................ 3
F
IGURES和
T
ABLES
............................................................................................................................... 4
R
翻转
H
ISTORY
................................................................................................................................ 5
F
EATURES
................................................................................................................................................ 6
B
LOCK
D
IAGRAM
...................................................................................................................................... 9
B
全力以赴
D
IAGRAM
............................................................................................................................... 11
RMII模式球出图........................................................................................................... 11
MII模式Ballout Diagram............................................................................................................... 12
L
逻辑
S
YMBOL
...................................................................................................................................... 13
P
IN
D
ESCRIPTIONS
.................................................................................................................................. 14
J
UMPER
S
诱捕
................................................................................................................................. 18
第一节功能说明.............................................. ........................................ 19
1. G
ENERAL
D
ESCRIPTION
...................................................................................................................... 19
2. T
HE
通过E
THER
S
WITCH
A
体系结构的设计
............................................................................................ 19
2.1交换机初始化程序.............................................. .................................................. .. 19
2.2报文接收和转发遵循.......................................
|瓦特Q A
ù
!
3. I
覆盖整个院落
D
ESCRIPTIONS
................................................................................................................... 20
3.1缓冲存储器(SDRAM )接口和表(SRAM) interface..
|瓦特Q A
ù
!
4. F
UNCTIONAL
D
ESCRIPTION
................................................................................................................. 33
4.1数据包的接收和地址识别............................................ ...................................... 33
4.2包转发和VLAN..................................................................................................... 33
4.3网络管理Features................................................................................................... 34
第二节注册MAP............................................................................................................... 36
1. R
EGISTER
T
ABLES
............................................................................................................................. 36
2 CPU I
覆盖整个院落
R
EGISTERS
M
AP
......................................................................................................... 36
3 S
WITCH
I
NTERNAL
R
EGISTERS
M
AP
..................................................................................................... 37
4. D
作者ETAIL
S
WITCH
R
EGISTER
.............................................................................................................. 44
4.1寄存器SDRAM控制模块的............................................ ............................................. 44
4.2寄存器SRAM控制模块的............................................ ................................................ 46
缓冲区控制模块4.4寄存器............................................ ................................................. 48
4.5寄存器转发控制模块............................................ ....................................... 49
4.6 PHY寄存器控制模块............................................ .................................................. 53
4.7 EEPROM寄存器控制模块............................................ ........................................... 55
4.8寄存器CPU接口模块的............................................ ................................................. 56
4.9寄存器MAC / IO控制模块.......................................... ............................................... 59
4.10寄存器CPU IO控制模块........................................... ............................................ 63
第三节电气规范.............................................. ................................... 65
A
BSOLUTE
M
AXIMUM
R
ATINGS
............................................................................................................... 65
DC
极特
............................................................................................................................ 65
AC - C
极特
............................................................................................................................ 65
P
ACKAGE
M
器的机械
S
PECIFICATIONS
................................................................................................. 73
3